当前位置： &
flip-latch中文是什么意思
中文翻译锁存器&&&&adj. (flipper, flippest) 〔美俚 ...&&&&vi. 获得；抓住；占有；理解 (on to)。 &&&&或倒装闩函数，或倒装锁存功能&&&&vi. (-pp-) 1.用指头弹；轻轻打。 2.(用鞭子等)抽。 3.叭嗒 ...&&&&n. 1.闩，插销。 2.碰锁，弹簧锁。 3.【机械工程】档器，击子，活门。 ...&&&&抓住, 占有, 理解&&&&(门)关着但不上锁&&&&后空翻&&&&反手传球法&&&&白兰地菲丽普; 翻转白兰地&&&&egg flip ＝egghead 〔讽俚〕知识份子。 &&&&蛋酒,蛋黄酒; 弗利普）蛋黄酒（一种由葡萄酒加香料、牛奶、蛋黄等调配而成的热 ...&&&&免掀盖音乐播放面版&&&&手指拔球&&&&三氯乙烯商名
例句与用法In this paper design of some circuit including in a / d circuit is also analyzed , such as front analog circuit , sample clock circuit and data flip - latch circuit同时对高速转换器件及转换电路中包括前端模拟电路、采样时钟、后端数据锁存等辅助电路设计进行了分析。 In details , some methods such as double peak value demodulation , double d trigger flip - latch , multi - cycle of synchronization frequency test , digital pid arithmetic are all adopted in my project在单片微机测控系统的设计中，采用划分多个功能模块的办法，使得硬件和软件的设计思路清晰，调试方便。 In this dissertation , the part of signal acquisition of the four fold - frequency subdivision 、 direction - judgment 、 counting and flip - latch of the data which come from the six encorders is investigated in detail本文详细的研究了能够同时对多路光电编码器脉冲信号进行细分、计数以及传输的数据采集处理系统。 The four fold - frequency subdivision 、 direction - judgment 、 counting and flip - latch of the data which come from the six encorders are totally transacted in the fpga chip . the final data are sent to the pc through the serial interface of the fpga坐标测量仪的六个编码器所传出的数据完全在fpga芯片中进行细分、辨向、计数以及锁存传输处理,最后所得的数据以串行通讯的方式传送到pc机。 After that , the hardware circuit , especially some of the key parts , is investigated in detail . the following processes are also investigated in detail : empoldering the four fold - frequency subdivision 、 direction - judgment 、 counting and flip - latch of the data with vhdl ( very high speed integrated circuit hardware description language ) ; empoldering the serial interface and the data collection software in pc with borland c + + builder接下来详细介绍了使用vhdl语言开发fpga芯片的细分、辨向、计数、锁存以及串行传输处理等全部功能;用borlandc + + builder开发了pc机上的串行接口、数据采集软件;设计并制作了fpga芯片及其外围电路的电路板。 In addition , make out in detail the design on inner combination logic and time logic of fpga , including series - parallel conversion , data selector , counter , flip - latch , timer , encoder , etc . at one time , not only pursuit flow of the data gathering system is illuminated , but also make use of in reason and effectively inner ram resource of fpga and build it in ping - pong framework另外，详细的介绍了fpga内部的组合逻辑和时序逻辑的设计方案，包括串并转换、数据选择器、计数器、锁存器、定时器、译码器等。并阐述了数据采集系统的工作流程，而且合理有效地使用了fpga内部的ram资源，将其构建成乒乓式结构。 &&
相邻词汇热门词汇
flip-latch的中文翻译，flip-latch是什么意思，怎么用汉语翻译flip-latch，flip-latch的中文意思，发音，例句，用法和解释由查查在线词典提供，版权所有违者必究。
&&&&&&&&&&&&&&&&
Copyright &
(京ICP备号)
All rights reservedFigure 3 shows the propagation delay between the latch and the output signals. When input signal VINN & VINP and the VLATCH is high, output signal SWM is in the rising state and output signal SWP is in the falling state. The simulated result shows that during the rising edge of the SWP maximum propagation delay between the VLATCH and SWP signal is about 4.2 nS.Join ResearchGate to access over 30 million figures and 100+ million publications – all in one place.Copy referenceCopy captionEmbed figurePublished in
Full-text available &
Article & Jul 2014
+1 more author...
&...In 2014, a high speed low offset dynamic comparator was presented by Rahman et.al. [14]. But, this circuit works only if clock frequency and data frequency is same. ...&
Full-text available &
Conference Paper & Apr 2016
+1 more author...
0Comments 0Citations
oror log in with4080人阅读
通讯（11）
Clock Gating&
Clock tree consume more than 50 % of dynamic power. The components of this power are:
1) Power consumed by combinatorial logic whose values are changing on each clock edge&
2) Power consumed by flip-flops and&
3) The power consumed by the clock buffer tree in the design.
It is good design idea to turn off the clock when it is not needed. Automatic clock gating is supported by modern EDA tools. They identify the circuits where clock gating can be inserted.
RTL clock gating works by identifying groups of flip-flops which share a common enable control signal. Traditional methodologies use this enable term to control the select on a multiplexer connected to the D port of the flip-flop or to control the clock enable
pin on a flip-flop with clock enable capabilities. RTL clock gating uses this enable signal to control a clock gating circuit which is connected to the clock ports of all of the flip-flops with the common enable term. Therefore, if a bank of flip-flops which
share a common enable term have RTL clock gating implemented, the flip-flops will consume zero dynamic power as long as this enable signal is false.
There are two types of clock gating styles available. They are:
1) Latch-based clock gating&
2) Latch-free clock gating.
Latch free clock gating
The latch-free clock gating style uses a simple AND or OR gate (depending on the edge on which flip-flops are triggered). Here if enable signal goes inactive in between the clock pulse or if it multiple times then gated clock output either can terminate prematurely
or generate multiple clock pulses. This restriction makes the latch-free clock gating style inappropriate for our single-clock flip-flop based design.
Latch free clock gating
Latch based clock gating
The latch-based clock gating style adds a level-sensitive latch to the design to hold the enable signal from the active edge of the clock until the inactive edge of the clock. Since the latch captures the state of the enable signal and holds it until the complete
clock pulse has been generated, the enable signal need only be stable around the rising edge of the clock, just as in the traditional ungated design style.
Latch based clock gating
Specific clock gating cells are required in library to be utilized by the synthesis tools. Availability of clock gating cells and automatic insertion by the EDA tools makes it simpler method of low power technique. Advantage of this method is that clock gating
does not require modifications to RTL description.
References
[1] Frank Emnett and Mark Biegel, “Power Reduction Through RTL Clock Gating”, SNUG, San Jose, 2000
[2] PrimeTime User Guide
参考知识库
* 以上用户言论只代表其个人观点，不代表CSDN网站的观点或立场
访问：27755次
排名：千里之外
原创：20篇
(1)(3)(4)(12)(6)high - speed clock signal
高速时钟电路
关键词 :印刷电路板仿真 ;高速时钟电路 ;信号噪声分析软件 ;传输线 ;阻抗匹配
[gap=735]KEYWORDS :PCB High - speed clock signal ;SigN T Impedance matching
基于2个网页-
高速时钟电路
This paper introduces IBIS model and its applications in the design of computer high-speed system, and gives the waveform of clock signal simulation in detail.
介绍了IBIS模型及其模型高速线路设计中的应用研究，给出了时钟信号仿真的波形，仿真结果证明了在微机高速线路设计中引入IBIS模型的重要性和必要性。
The Chip-Sync technology has been used to ensure the latch of high-speed signal, and we use high accuracy clock management chips and design reasonable clock way to strict control the clock jitter.
该系统采用了片同步技术实现了采样后高速数字信号的可靠锁存，采用高精度的时钟管理芯片和设计合理的时钟路径对时钟抖动做了严格控制。
$firstVoiceSent
- 来自原声例句
请问您想要如何调整此模块？
感谢您的反馈，我们会尽快进行适当修改！
请问您想要如何调整此模块？
感谢您的反馈，我们会尽快进行适当修改！君，已阅读到文档的结尾了呢~~
广告剩余8秒
文档加载中
基于时钟控制的低功耗电路设计
扫扫二维码，随身浏览文档
手机或平板扫扫即可继续访问
基于时钟控制的低功耗电路设计
举报该文档为侵权文档。
举报该文档含有违规或不良信息。
反馈该文档无法正常浏览。
举报该文档为重复文档。
推荐理由：
将文档分享至：
分享完整地址
文档地址：
粘贴到BBS或博客
flash地址：
支持嵌入FLASH地址的网站使用
html代码：
&embed src='/DocinViewer-.swf' width='100%' height='600' type=application/x-shockwave-flash ALLOWFULLSCREEN='true' ALLOWSCRIPTACCESS='always'&&/embed&
450px*300px480px*400px650px*490px
支持嵌入HTML代码的网站使用
您的内容已经提交成功
您所提交的内容需要审核后才能发布，请您等待！
3秒自动关闭窗口